

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 DIMM1&DDR4 DIMM2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)	19
M2 WIFI & BT	20
SATA	21
AUDIO - ALC887/depop circuit	22,23
LAN RTL8111H	24
HDMI/VGA/M2	25~27
USB2.0/USB3.0/PS2/COM PORT	28~32
FAN/SIO-NUVOTON 5567/CLR_CMOS/BIOS ROM	33~37
GREEN PAK DEEP /ACPI CONTROLLER	38,39
PWM-RT3607BC/VCORE 3PHASE/VGT 1PHASE	40~42
DDR-RT8231/DDR-MP2333-VPP25	43,44
CPU PWR_ST/PLL/PCH Core power	45,46
VCCSA - POWER/VCCIO - POWER	47,48
ATX F_Panel/TPM/MSI_LED	49
DEBUG LED/EMI CAP/Manial Part	50~53

MS-7B97

ATX:200mm*194.5mm

Intel -CoffeeLake-S plamform

CPU:
LGA1151
*CPU POWER PAK *3Phase*
*GT POWER PAK *1 Phase*

System Chipset:
H310C

Onboard Chip:
SIO: NUVOTON 5567
HD Audio Codec: ALC887
LAN: RTL8111H
Flash ROM: SPI 64 MB

PWM:


<i>VCORE - RT3607</i>	<i>90A</i>
<i>VGT- RT3607</i>	<i>30A</i>
<i>DDR - RT8231</i>	<i>11.525A</i>
<i>DDR VPP25- MP2333</i>	<i>1.12A</i>
<i>PCH(1.0V) -NB503</i>	<i>9.65A</i>
<i>VCCIOSA - RT8125E</i>	<i>17.5A</i>

Main Memory:
*DDR4 * 2 (Dual Channel)*

ACPI:
5VDAUL:uP7501
5VDIMM:uP7501
3VSB:GS7133+MOS
3VDSW:GS7133
VCCSTPLL:GS7133

Expansion Slots:
*PCI Express (X16) Slot * 1*


Block Diagram




DIMM Sequence:







Slot Sequence:







MICRO-STAR INT'L CO.,LTD			
MS-7B97			
Size	Document	Description	Rev
Custom		Block Diagram	1.1
Date: Monday, May 20, 2019		Sheet	2 of 57






Vinafix.com




CFG6	CFG5	
0	0	1x8,2x4 PCI Express
0	1	reserved
1	0	2x8 PCI Express
1	1	1x16 PCI Express


teknisi indonesia




CFG Table		
HIGH	LOW	DESCRIPTION
0	No Lock	PCU PLL Lock
1	Lock	PCU PLL Lock
2	NORM	REVERSE PEG LANE REVERSAL
3	RSVD	RSVD
4	DISABLE	ENABLE eDP
5	DISABLE	ENABLE PEG0CPGSEL[0]
6	DISABLE	ENABLE PEG0CPGSEL[1]
7	RESET#	BIOS REQ PEG DEPER TRAINING
8	RSVD	RSVD
9	RSVD	RSVD
10	RSVD	RSVD
11	RSVD	RSVD
12	RSVD	RSVD
13	RSVD	RSVD
14	RSVD	RSVD
15	RSVD	RSVD





MICRO-STAR INT'L CO.,LTD			
MS-7B97			
Size	Document	Description	Rev
Custom		CPU-Control/MISC/CFG/Audio	1.1
Date: Monday, May 20, 2019		Sheet	5 of 57










LGA1151
ZIF-SOCKET1151
N12-151A040-L06





LGA1151
ZIF-SOCKET1151
N12-151A040-L06










LGA1151
ZIF-SOCKET1151
N12-151A040-L06































RTC Block



tekniisi indonesia






```
GPIO (SMI/NMI) :
GPP_B14, GPP_B20, GPP_B23
GPP_C[23:22]
GPP_D[4:0]
GPP_E[8:0]
GPP_I[3:0]
GPP_G[7:0] (Support SMI# only)
```




	GPP_I12	GPP_I13	GPP_I14
H310M-S03	0	0	0


For BIOS BOM USE





Vinafix.com





MICRO-STAR INT'L CO.,LTD			
MS-7B97			
Size	Document	Description	Rev
Custom		PCH-LPC/SPI/SMBUS/MISC	1.1
Date: Monday, May 20, 2019		Sheet	15 of 57

VSS



MICRO-STAR INT'L CO.,LTD

MS-7B97

Size	Document	Description	Rev
Custom		PCH-GND	1.1
Date: Monday, May 20, 2019			Sheet 17 of 57

TOP Swap

LPC eSPI Mode

Vinafix.com

Internal pull-down 20K is disabled after PLTRST#

0 : LPC
1 : eSPI
Internal pull-down 20K is disabled after RSMRST

No Reboot

Boot BIOS


0 : DISABLE (Default)
1 : ENABLE

0 : SPI
1 : LPC

Internal pull-down 20K is disabled after PLTRST#

Internal pull-down 20K is disabled after PLTRST

AMT and SBA with confidentiality




0 : DISABLE
1 : ENABLE (Default)

Internal pull-down 20K is disabled after RSMRST


HDA_SDO

ME flash by GPIO




ESPI FLASH SHARING MODE





Reserved




0 : MASTER ATTACHED FLASH SHARING
1 : SLAVE ATTACHED FLASH SHARING

Internal pull-down 20K is disabled after RSMRST











20190318 C71-2711761-N07 -> C71-27117Y1-A05



20190318 PN C71-5610671-N07 -> C71-56106K1-A05






E2B-7911010-A89



E43-1305031-P65

SATA 6G






Vinafix.com



MICRO-STAR INT'L CO.,LTD


MS-7B97

Size	Document	Description	Rev
Custom		SATA connector	1.1
Date: Monday, May 20, 2019			
Sheet 21 of 57			



Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)



Digital

Analog



Audio moat is transparent and width 40mil




MICRO-STAR INT'L CO.,LTD			
MS-7B97			
Size	Document	Description	Rev
Custom		AUDIO - depop circuit	1.1
Date: Monday, May 20, 2019		Sheet 23 of 57	

RTL8111G/RTL8111H Giga LAN

8111H:B06-08111CC-R09
8111G:B06-081116C-R09

LAN_CLKREQ#4 >>> LAN_CLKREQ#4 13

LAN Connector



8111G POWER Consumption


	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

ESD Protect

UL1 & UL2 close to connector














MICRO-STAR INT'L CO.,LTD

MS-7B97


Size	Document	Description	Rev
Custom		LAN - RTL8111H	1.1
Date: Monday, May 20, 2019		Sheet 24 of 57	






HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)



Note:

If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining





BIOS_MODE		
GPP_H15	GPP_H13	GPP_A18
BIOS_DIS_SW1	BIOS_SEL_PCIESATA1	Mode
0	1	M2-SATA
0	0	M2-PCIE/SATA1
GPI	GPI	AUTO

Footprint: H_R240D173_BR189_PT

SCREW3
SCREW
M2_SCREW
E2B-7984020-A89

SCREW2
SCREW
M2_SCREW
E43-1203516-A89


MICRO-STAR INT'L CO.,LTD

MS-7B97


Size	Document	Description	Rev
Custom	M2		1.1

Date: Monday, May 20, 2019 | Sheet 27 of 57

Rear LAN_USB1 port 5,6



JUSB1 PORT 7,8







MICRO-STAR INT'L CO.,LTD

MS-7B97

Size	Document	Description	Rev
Custom		USB2.0 Connector	1.1
Date: Monday, May 20, 2019	Sheet 28 of 57		

Front JUSB3 port 1,2



Vinafix.com

REAR USB1 Connect







20190321 removed 0ohm common choke

12 MB_USB_3D- >>
12 MB_USB_3D+ >>

12 MB_USB_4D- >>
12 MB_USB_4D+ >>



12 MB_USB30_TX4- >> C206 0.1u/16X4 MB_USB30_TX4- C
12 MB_USB30_TX4+ >> C203 0.1u/16X4 MB_USB30_TX4+ C
12 MB_USB30_TX3- >> C211 0.1u/16X4 MB_USB30_TX3- C
12 MB_USB30_TX3+ >> C207 0.1u/16X4 MB_USB30_TX3+ C





MICRO-STAR INT'L CO.,LTD

MS-7B97


Size	Document	Description	Rev
Custom		REAR USB1 Connect	1.1
Date: Monday, May 20, 2019			Sheet 30 of 57

FRONT USB PORT POWER





USB CONN	USB POWER	PCH PORT	OC# SIGNAL
USB1	5V_USB2_2	Port1,2	OC#0
JUSB3	5V_FUSB3_1	Port3,4	OC#1
LAN_USB1	5V_USB3_1	Port5,6	OC#2
JUSB1	5V_FUSB2_2	Port7,8	OC#3


REAR USB PORT POWER



SERIAL PORT 1




PS2 Connector




Vinafix.com

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

GPIO 可由 SIO 切换 PW M/DC MO DE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


SYS_FAN2 use SYS_FAN1 PWM





Cut VBAT






VBAT





Vinafix.com

	DEEP_MODE_EN
DEEP_MODE	1
S5_MODE	0




如果實驗完成，不上件




MICRO-STAR INT'L CO.,LTD			
MS-7B97			
Size	Document	Description	Rev
Custom		GREEN PAK DEEP	1.1
Date: Monday, May 20, 2019		Sheet	38 of 57


5VDIMM@5V/11.85A




SIO 3VA@3.3V/20mA





3VDSW@3.3V/294.35mA



5VDUAL@5V/3.18A




3VSB cost down@3.3V



MICRO-STAR INT'L CO.,LTD

MS-7B97

Size Custom	Document Description ACPI CONTROLLER	Rev 1.1
Date: Monday, May 20, 2019		Sheet 39 of 57



VCORE Iccmax 90A, OCP 117A
LL: 2.1mohm

VGT Iccmax 30A, OCP 39A
LL: 3.1mohm

VFS=0.4*(VOFSM-1.7)
-50mV<VOFS<590mV
Disable offset function, OFSM pin to GND.

SET1: Iccmax: 90A, OCP: 110A * Iccmax 117A, DVID 71.67mV
SETA1: Iccmax: 30A, OCP: 130A * Iccmax, DVID1: 67 mV

SET1 control IC MAX, OCP setting
SET2 control Internal compensation
SET3 control VR address
SETA1 control IC MAX, OCP setting
SETA2 control Internal compensation

VCORE Thermal Protection Table

GPP_D16	R1	R2	Thermal Alert#	VR_HOT#	SIO_PROCHOT#
GPI(1)	112.45K	11.32K	106℃	NC	115℃
GPI(0) Default	274.32K	8.55K	97℃	NC	115℃






MICRO-STAR INT'L CO., LTD

MS-7897




Size Custom Document Description PWM-RT3607B-C Rev 1.1
Date: Monday, May 20, 2019 Sheet 40 of 57

LL:2.1mohm



MS-7B97

Size Custom	Document Description VCORE(P-PAK) PHASE1-4	Rev 1.1
Date: Monday, May 20, 2019		Sheet 41 of 57



C71-56106K1-A05
C71-56106K1-A05

20190318 PM C71-5610671-N07 -->C71-56106K1-A05



MICRO-STAR INT'L CO.,LTD

MS-7B97



Size	Document	Description	Rev
Custom		VGT(P-PAK) PHASE1	1.1
Date: Monday, May 20, 2019		Sheet 42 of 57	

VCC DDR@1.2V/11.655A


DDR4_1.2V 3.3A+ 7.85A+0.375A=11.655A

3.3A FOR CPU
7.85A FOR 2DIMM DDR4
0.375A FOR VTT_DDR
0.13A FOR PLLOC

D03-632BA0C-N03 3~4.6mohm/4.5V
Current limit= 154K*5uA/3.9mohm)= 19.74A
Current limit= 154K*5uA/5.1mohm)=15.09A
OUTPUT CHOCKE Isat=32A
Vcs=154K*5uA=0.77V(Spec:0.4V~3V)



VPP ramp down after VDDQ ramp down



MS-7981 Add. Package C-states above C8 function


4503 Rdson
10V 2.5~3mohm
4.5V 3.9~5.1mohm

Vout=0.75V/1.65K*(1.65K+1K)=1.204V

NCT3933 source 10uA
Vout=[VREF*(1+R171/R153)]+10uA*R171
=0.75V*(1+1K/1.65K)+10uA*1K=1.204V+0.010V=1.215V


NCT3933 sink 10uA
Vout=[VREF*(1+R171/R153)]-10uA*R171
=0.75V*(1+1K/1.65K)-10uA*1K=1.204V-0.010V=1.195V

VID	Reference Voltage (V)
H	0.675
L	0.75



$$V_{out} = V_{ref} * (1 + (R1/R2))$$
$$= 0.75 * (1 + (1K/1.65K))$$
$$= 1.204V$$

Iin=IOCP*Vout/08/Vin
=19.74A*1.2V/0.8/5V=5.841A



$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$
$$= 11.655 * 0.427$$
$$= 4.976A$$


Vinafix.com

L=TON*(VIN-VDDQ)/(LIR*ILOAD(MAX))
TON=636.4456ns
LIR:20%~40%
L:0.63uH~1.27uH.

MAX:11.525A
1.2V

UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K



MICRO-STAR INT'L CO.,LTD			
MS-7B97			
Size	Document	Description	Rev
Custom		DDR-RT8231	1.1
Date: Monday, May 20, 2019		Sheet 43 of 57	

2DIMM :1.12A FOR DDR VPP2.5V


$I_{in} = I_{OCP} * V_{out} / 0.8 / V_{in}$
 $= 4A * 2.5V / 0.8 / 5V = 2.5A$
 L02-3008043-M26
 Over 85°C, Rated Current 1.5A

Input Current = $I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - V_{out}/V_{in})} = 1.5A$

Switch Frequency
 Default 650KHz
 Current Limit 4A




Out put CHOKE
 L04-47B7930-M26
 AVL: L04-47B7960-C08/L04-47B70N0-M09

20190321removed Bead



20190325 modify from 22uF to 10uF

$T_{ss} = C_{ss} * 2V_{ref} / I_{ss}$
 $6.8 * 2 * 0.805 / 7.3 = 1.499ms$



Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to V_{in} limits the EN input current below 40μA to prevent damage to the Zener diode. For example, when connecting a 604kΩ pull-up resistor to 12V V_{in} , $I_{Zener} = (12V - 2.8V) / (604kΩ + 35kΩ) = 14μA$.





Figure 2: Zener Diode between EN and GND




MICRO-STAR INT'L CO.,LTD

MS-7B97

Size	Document	Description	Rev
Custom		DDR-MP2143-VPP25	1.1
Date:	Monday, May 20, 2019	Sheet 44 of 57	


VCCSTPLL@1.05V/230mA

VCCST: 80mA, VCCPLL: 150mA
VCCSTPLL=80mA+150mA=230mA






PCH 1VSB@1V/9.65A

```
Input Current = (12A*1V)/5V/0.8 =3A
Choke Isat = 8A
Irms=Iout*SQRT((Vo/Vi)*(1-(Vo/Vi)))
=12*SQRT((1/5)*(1-(1/5))) = 4.8A
Choke Irms =5 A
```




VCCIOSA Power:1.05V,17.5A


D03-4503N00-ST8 2.5~3mohm/10V Ciss=1350pF<8nF
Current limit= $6.8K*10uA/3mohm$)=22.667A
Current limit= $6.8K*10uA/(2.5mohm)$ =27.2A
CHOKE Isat=22A
From CHOKE I-L Curve,when I=25A, L=0.6uH.
OCP Test Value=21.92A



$$I_{rms} = I_{out} * \text{SQRT}((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))$$
$$= 3.13649A$$



Iin=IOCP*Vout/08/Vin
Iin:1.69A~2.656A
L02-3008043-M26
Over 85°C, Rated Current 1.5A need check bead temp.



$$L = \frac{(V_{in} - V_{out})}{(F_{sw} * k * I_{out_max})} * (V_{out}/V_{in})$$



$$= 1.4386\mu H \text{ (K = 20\%)}$$

$$L = \frac{(V_{in} - V_{out})}{(F_{sw} * k * I_{out_max})} * (V_{out}/V_{in})$$

$$= 0.7193\mu H \text{ (K = 40\%)}$$

K is the ratio between inductor ripple current and r_{L_max}
 $20\% < k < 40\%$


$$\begin{aligned}\Delta V_{out_ESR} &= \Delta I_L \cdot ESR = 4.0\% \cdot 11.1A \cdot 4m\Omega = 17.76mV \\ \Delta V_{out_C} &= \Delta I_L \cdot 1/(8 \cdot C_{out} \cdot f_{SW}) = 4.0\% \cdot 11.1A / (8 \cdot 560\mu F \cdot 2 \cdot 300KHz) = 1.65mV \\ V_{out_SAG} &= ESR \cdot \Delta I_{out} = 4m\Omega \cdot 11.1A = 44.4mV\end{aligned}$$




MICRO-STAR INT'L CO.,LTD


MS-7B97

Size Custom	Document Description VCCIOSA-RT8125E	Rev 1.1
Date: Monday, May 20, 2019	Sheet 47 of 57	




	MICRO-STAR INT'L CO.,LTD		
	MS-7B97		
Size Custom	Document BLANK	Description	Rev 1.1
Date: Monday, May 20, 2019		Sheet 48 of 57	


ATX POWER CONNECTOR




FRONT PANNEL



LED




Speaker Pin Header



$$I_b = (5 - 0.7) / 37.5 = 0.1146mA$$

$$I_C = (5 - 0.2) / 10k = 0.48mA$$

TPM





MICRO-STAR INT'L CO.,LTD

MS-7B97


Size	Document	Description	Rev
Custom		ATX F_Panel/TPM/MSI_LED	1.1
Date: Monday, May 20, 2019		Sheet 49 of 57	

EZ DEBUG LED



LED	PCH_GP20	PCH_GP21	PCH_GP22	PCH_GP23
亮	NATIVE PULL HIGH	GPO PULL HIGH	GPO PULL HIGH	NATIVE PULL HIGH
	NATIVE LOW	GPO LOW (default LOW)	GPO LOW (default LOW)	GPO LOW (default LOW)

LED
 RED:D0C-040P100-H91
 AVL:D0C-040S500-E07
 WHI:D0C-040T200-H91
 AVL:D0C-040S200-E07




- 關機斷電狀態下，3個LED先維持 default 關閉機燈：
1. 首先進行 CPU check CPU LED 亮，check PASS 後則 CPU LED 減掉。
 2. 接著依序進行 Memory / memory LED 亮 check PASS 後則 memory LED 減掉。
 3. VGA 的 check / VGA LED 亮，check PASS 後則 VGA LED 減掉。
 4. 因此最後正常順利開機後，三個 LED 都減掉。
- (系統重啟或其他原因造成系統重開機則仍按流程操作)



MICRO-STAR INT'L CO.,LTD

MS-7B97

Size Custom	Document EMI CAP	Description 	Rev 1.1
Date: Monday, May 20, 2019		Sheet 51 of 57	



G51-M1SPP20-Q13



Y01-RHDMI03-000




G51-M1SPXXA-A09




D06-0100101-K26


Optical Fiducial Marks-120



Simulation




Mounting Holes




HOLES_4S

DFM check (Bottom)



OPTION BOM PARTS



E31-0409601-K08

PK0-07B9711-G37



PK0-07B9711-G37, 精成深圳, 寶安, 恩斯邁廠
PK0-07B9711-E48, 精成, 3, 恩斯邁廠



E21-7557050-L06